2-Input NAND Gate Delay and Power Analysis

ECE 429 - Intro to VLSI Design

For this project, a 2-input NAND gate was designed and implemented in Cadence Virtuoso, and its performance characteristics were examined by utilizing SPICE simulations. The data obtained from the SPICE simulations were then tabulated, and examined to determine the effectiveness of using logical effort to to measure the propagation delay of the gate. Samples were taken using transistors of size 90nm, 180nm, and 270nm.

Alexander Lukens
Alexander Lukens
Junior Software Engineer

Recent Electrical Engineering Graduate from Illinois Institute of Technology

Next
Previous

Related